

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-285148

(43)Date of publication of application : 12.10.2001

(51)Int.Cl.

H04B 3/23

H04L 12/28

H04M 1/60

(21)Application number : 2000-094960

(71)Applicant : FUJITSU LTD

(22)Date of filing : 30.03.2000

(72)Inventor : WAKESHIMA SHIGERU

HIROTA MASAKI


## (54) COMMUNICATION UNIT AND NETWORK HAVING REMOTE END ECHO CANCELLER

## (57)Abstract:

**PROBLEM TO BE SOLVED:** To provide a communication unit and a network that can cancel the occurrence of a remote end echo in an ATM-PON(Asynchronous Transfer Mode-Passive Optical Network).

**SOLUTION:** The communication unit of this invention having a remote end echo canceller is configured of a delay time measurement section that measures a transmission delay time required for a transmission signal going to and coming back from a 2nd communication unit placed between the communication unit and a destination terminal, a delay section that delays the transmission signal on the basis of the transmission delay time and provides an output of the delayed signal to the remote end echo canceller, a network information acquisition section that acquires network information denoting whether the terminal permits or inhibits the remote end echo cancellation, and a remote end echo cancellation control section that disables the remote end echo cancellation when the network information indicates the inhibition of the remote end echo cancellation or enables the remote end echo cancellation when the network information indicates the permission of the remote end echo cancellation.

本発明の原理図



## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2000 Japan Patent Office





[illegible]




[illegible][illegible]






図4中の遅延量拡張パツファ制御回路




(図7) レンジング処理を示す図




(図8)

図2中のIWU



(図9) 図8中のセル化・デセル化及び周辺回路




(図10)






【図14】  
網種別受信回路の動作フローチャート




【図16】

遅延量拡張バッファの制御




バッファ容量の設定方法  
割出アドレス=番込アドレス-遅延量  
【図17】

図28 端末エコーセンサの動作説明図




【図28】

図27中の遅延量測定回路



【図15】

遅延量拡張バッファ制御回路のタイムチャート



遅延エコーキャンセラ動作説明図








図20中の遠端・近端エコーキャンセラ、  
CLAD及び周辺回路



【圖22】

図21中の遅延量拡張バツファ制御回路  
及び遅延量拡張バツファ



【圖26】



図 25 中の ONU






図30中の遅延量測定回路



# エコーセンサの動作説明図



遅延量拡張バッファ制御回路のタイムチャート

図22の動作説明図







図 2 5 中のIWU




図 2 9 中のセル化・デセル化及び周辺回路






図 3 2


遅延量測定を示す図



遅延測定用セルの生成送出フローチャート




## 遅延量測定のプローチャート




{ 35 }

近端工コ一及び遠端工コ一



【图37】

### 従来の構成図



フロントページの続き

Fターム(参考)

SK017	BB03	DD10
SK030	HA10	HB01
	JD03	JD08
SK046	HA01	AA07
		BA03
		HB04
		HB60
		HB77
9A001	CC01	CC09